Computer Engineers

 
Home | Computer engineering other top | Fiber / Wireless / Copper Tran | Programming language engineeri
  Position:HOME>Semiconductor engineering >Article Content
What is the best technique for "on resistance" for cmos testing?
Source:Internet Author:Unknow Pubdate:2008-05-08  
onresistance (Electrical) 14 Sep 07 2:12
the conventional force current measure voltage and use ohms law is almost the most abused one.. there goes the four wire technique..any other technique?considering that parasitic resistance is an issue ..especially on the dut/contactor side to the tester..Any more?

IRstuff (Aerospace) 14 Sep 07 9:18
I don't understand your first statement.  

4-terminal is exactly that and is the correct approach to measuring channel resistance of high power devices.  If you cannot configure a 4-terminal measurement on your tester, then you are simply using the wrong tester. TTFN

FAQ731-376: Eng-Tips.com Forum Policies

(Click:

Previous:Electronic Failure Rates   Next:O-ring coating
[Add TO Favorites] [TOP] [PRINT] [CLOCE WINDOWS]  
  Hot Article
·O-ring coating
·FKM (FLUORO) ADHESIVE
·Is there o-ring size SG14?
·ATL (Advanced Transistor Logic
·Digital Power Management
·Wish list
·Kensington 300mm Wafer Handlin
·Master fabrication
·Si/Ge pieces surface cleaning
·Silt control within river
·Experience with Flexterra or o
·Portable Turbidity Meter recom
  Related Articles
·O-ring coating
·FKM (FLUORO) ADHESIVE
·Suppliers for wet etch chucks
·Is there o-ring size SG14?
·Si/Ge pieces surface cleaning
·need help in verifying quality
·company
·Best method for digitizing exi
·Proper placement of Emergency
·Grout filled fabric revetment
·scour
·Filter fabric specification
Power by DedeCms